# What's New? Release Highlights Tanner Tools v2023.2



Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### **Operating system support**

- Windows:
  - Tanner Tools currently supports both Microsoft Windows 10 and Windows 11
- Linux:
  - Tanner Tools currently supports both RHEL 7.9 and RHEL 8



### Enhancements



## Across the flow



Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### **Installer changes**

- Default install path is changed to C:\SiemensEDA
  - To enable the installer to see older Mentor Graphics installations so they can be uninstalled:
    - Go to Tools > Installation Preferences
    - Select the Target List tab and select Add
    - Browse to the C:/MentorGraphics folder and press Select Target



#### **Licensing Changes**

- Tanner suite of tools has been upgraded to use Siemens Advanced Licensing Technology (SALT) licensing version 2.1.0
  - Clients using SALT 2.0 or greater require upgrading to Siemens License Server 2.x or greater (available on Support Center)
  - saltd Common Vendor Daemon replaces mgcld Daemon but does not require a new license file
  - Defaults ports have changed from 1717 to 29000
  - SALT\_LICENSE\_SERVER Environment Variable now required (instead of MGLS\_LICENSE\_FILE)
  - See <u>https://support.sw.siemens.com/en-US/product/1586485382/knowledge-base/MG612613</u> for more information
- The licensing failure dialog now has information about license servers defined, and if they could be connected

X	No valid license fou	ind.			
-	MGLS_LICENSE_FILE	=			
	1717@	;1717@		.com;1717	
	0	.com			
	Connection to	, SU	ICCEEDED		
	Connection to		.com FAILED	: getaddrinfo	
	failed with error 11	001: No such h	ost is known.		
	Connection to		.com FAILED	: getaddrinfo	
	failed with error 11 station = ic	001: No such h	ost is known.		
	Feature attempted	= edsleditic			
	Feature attempted	= edsleditmem	S		
	Feature attempted	= edsleditphot	to		
	Feature attempted	= edsledit			

#### **Linux Performance Improvements**

- Performance of log windows is improved for large amounts of data logged
  - Improved performance on any operation that logs many messages to the log window
  - In particular, performance of small AFS simulations where logging would take more time than simulation is greatly improved
- Memory allocation enhancements improved overall performance on Linux







#### **Multi-threaded Design Loading**

- Performance opening a lib.defs has been improved by multi-threaded reading of the list of views to populate the Library Navigator in both S-Edit and L-Edit
- Performance improvements up to 10x have been accomplished, especially improved for slow environments such as reading from a drive over a network







# Library Manager



Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### Launch Schematic Compare from Library Manager

 New option to select two schematic or symbol views and launch S-Edit Compare for the two views two display the differences between them

Property

Compare

Show 

Pin

Net

Name

Changes (5)

MN2

🗉 🔂 IC3

🔶 🔿 🚱 🕏 🖌

Reference: cell "TB\_RingVCO2"

Port

Type

Inst

L= P/ Us... Prop... modi... 1

🗄 Pg System Prop... modi... 3

L Pg1Prop... modi... 1

Inst modi... 1

Revised: cell "TB\_RingVCO" view "schematic"

🔽 XY Location 🛛 Library

modi... 1

The value has been changed from 2.5e-006 to 1.50u.

Instance

Action Count Revised

1.50u



SIFMFNS

Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

### Library Manager - SDE Integration (Linux Only)

#### • Open any config view to launch S-Edit with SDE

🛄 🔻 Library Manager 2023.2 - /ł	home Tanr	nerEDA/TannerTo	ols v2023.2/Designs/	'RinaVC(	O/lib.defs										
									S-E	dit 2023.2 - [TB_RingVC	O_Tune cc_cfg:config	1			©
File Home Version Co	ntrol Appeara	ance			File Edit View	Draw Cell Setup Tools	Window	Help - 土土 1 중 -   S ◆   ●	, 🕞 🔳 L l	• L 🛛 , l l	< 5 🖉 🚾 🔅 <non< td=""><td>e&gt;</td><td>+ cc_cfg</td><td>• 🖻 • 🕨 🖬 🤇</td><td>- * ×</td></non<>	e>	+ cc_cfg	• 🖻 • 🕨 🖬 🤇	- * ×
SED 🖻 🕂 🖌	SED .	1 🥺 🗌	Dh		SEL PROP	SEL PROP	€ None	• None •	Ē <b>↑</b> ⁰º ♥ ₩		View	• # 🕯 🛛 • 🔅 🥊	/ 8 / 0 0 ,	inch 🔹 🛒	
		- <b>1</b> 91⊃-			Libraries	<del>q</del>	× /	TB_RingVCO_Tune cc_cfg:con	fig ×					Properties Config of Coll "TR, Ding	4 ×
New Conv Rename Delete		Penlace	Edit Report		analogLib basic		9	🛣 \$C 📘 Filters: 🚿 🔌	\star 🔕 No unbounds   A	a Abī "[+ Lib:	▼ Cell: ▼ \	View: •		ti K ↑ ♣b ♣a	1 <b>№ ● ● ? P</b>
* Copy Rendine Delete	views	Topiaco	Edit Roport		Generic_250nm_Dev     Generic_250nm_Dev	vices		Top Design		Global Bindings				User     CellViewBinding	
View Operations	Editors	Instances Tech	nology Reference		RingVCO SPICE_Commands			Library: RingVCO	•	Library List:				StopList TopCellName	spectre eldoD TB RingVCO Tune
					SPICE_Measure			Cell: TB_Ring\	/CO_Tun 💌	View List: spectre el	ldoD schematic spice w	eriloga symbol		TopLibraryName	RingVCO
Project Libraries 🛛 📮 🗙	Libraries	Cells	Views		Elboy el			View: schemati		Stop List: spectre el	ldoD			ViewList	spectre eldoD schematic :
RingVCO			107500		Sch Sym All	502 cells	Tal	able View	,					Author	
analogi ib		-ELL -	VIEW	TITPE	Cell	View Library Cache	- Ce	ell Bindings : (15 of 15 cells	;)					Date	TB_RingVCO_Tune Thu Jun 15 09:12:37 202
analoguo	📴 RingVCO T	B_RingVCO_Tune	afs_postlayout_cfg	config	AC_3dbFreq	symbol SPICE Memory -	-111	Library	Cell	View	Found	View To Use	Inherited View List	Info	
Misc	DisaVCO T		co cho	coofia	AC_Gain	symbol SPICE Disk	an	nalogLib	cap propositor	spectre			<ul> <li>spectre eldoD schematic spice v</li> </ul>	LastFileWriteTime	31039396d:868184314d
basic	Kingveo i	b_KingvCO_rune	ug	coning	AC_GainBandwidthP	symbol SPICE Disk	an	nalogLib	vdc	spectre			<ul> <li>spectre eldoD schematic spice v</li> <li>spectre eldoD schematic spice v</li> </ul>	Library Name	RingVCO cc_cfg
O Caracia 250ana Daviana	🚾 RingVCO T	B RingVCO Tune	norc cfg	config	AC_UnityGainFreq	symbol SPICE Disk	an	nalogLib	vdd	schematic			<ul> <li>spectre eldoD schematic spice v</li> </ul>	Organization	
Generic_250nm_Devices				~	acomparator	symbol ams_lib Disk	an	nalogLib nalogLib	vpwl	spectre			spectre eldoD schematic spice v     spectre eldoD schematic spice v	Type	config
SPICE_Commands	RingVCO T	B_RingVCO_Lune	rcc_crg	config	acomparator actHiInOut	veriloga ams_lib Disk symbol basic Disk	Ge	eneric_250nm_Devices	nmos25	spectre			<ul> <li>spectre eldoD schematic spice v</li> </ul>	Version	
	🚥 RingVCO – T	B RindVCO Tune	spice postlayout cfg	config	actHiInp	symbol basic Disk	Ge	eneric_250nm_Devices	nmos25×	spectre		<u>.</u>	spectre eldoD schematic spice v		
					actHiOut	symbol basic Disk	Ge	eneric_250nm_Devices	pmos25x	spectre			<ul> <li>spectre eldoD schematic spice v</li> <li>spectre eldoD schematic spice v</li> </ul>		
SPICE_Plot	📲 🕎 RingVCO 🛛 T	B_RingVCO_Tune	veriloga_cfg	config	am_demodulator	veriloga ams_lib Disk	Mis	lisc	GlobalGnd	symbol			<ul> <li>spectre eldoD schematic spice v</li> </ul>		
ams lib					am_modulator	symbol ams_lib Disk	Mis	lisc ingVCO	PageID_Tanner Ringl(CO	symbol	CY . CC	-	spectre eldoD schematic spice v     spectre eldoD schematic spice v		
Course Tup					am_modulator	veriloga ams_lib Disk symbol SPICE Disk	Rin	ingVCO	TB_RingVCO_Tune	schematic			spectre eldoD schematic spice v		
	-				AnalogAdder	symbol ams_lib Disk	SP	PICE_Commands	InitialCondition	symbol		3	spectre eldoD schematic spice v		
					AnalogAdder	veriloga ams_lib Disk	In	ostance Bindings							
					AnalogSubtractor	veriloga ams_lib Disk	-	Instance	Library	Cell	View Found	View To Use	Inherited View List		
					•	<u> </u>				There are no	items to show.				
					Meas									Properties × Find	
							Comma	and							φ×
							windo cell	ow activate -cell TB_Ri open -library RingVCO	ngVCO_Tune -librar -cell TB_RingVCO_T	y RingVCO -type config une -view schematic -ac	-view cc_cfg -quiet tivate				<u> </u>
							windo	ow activate -cell TB_R1 ow activate -cell TB_R1 ce {/home/ / wine-	ngvco_rune -ribrar ngVCO_rune -librar tanner-2023 2/driv	y RingVCO - type config y RingVCO - type schemat e c/users /Temp/T	-view cc_crg -quiet ic -quiet Pr51e tmn3 -encoding	utf-8 -mru falce			
					AC 2005-000		windo	ow activate -cell TB_Ri ow activate -cell TB_Ri	ngVCO_Tune librar	y RingVCO - type schemat y RingVCO - type config	ic -quiet -view cc_cfg -quiet				_
					http://www.	w Not Highligh Desire Char	_	-	-						-
					Ready	iy i novi niginignaa i pesigni checa							Select		SDE CAP NUM INS



## S-Edit



#### **TDE vs SDE**

- With the Integration of SDE into S-Edit as an alternative simulation environment or a way to access Solido Variation Designer, we have made it easy to switch between Tanner Design Environment (TDE) for simulation environment (Setup Simulation dialog) and Solido Design Environment (SDE) for simulation environment and Variation Designer (external program)
- SDE integration is only allowed when running S-Edit on Linux
- To support the integration of SDE, the simulation toolbar was split into two toolbars
- Run Simulation toolbar
   Simulation Results toolbar
   Simulation Results toolbar
   Simulation Results toolbar
- Button on Run Simulation toolbar switches between TDE and SDE mode

#### **Run Simulation Toolbar – TDE Mode**

- New field on the toolbar to indicate if the selected testbench uses Hierarchy Priority
- View Netlist Exports netlist and opens it in S-Edit regardless of Simulator
- Simulation Status
  - Tooltip shows more information

Simulation 1006 - Library: RingVCO, Cell: TB\_RingVCO, Testbench: AFS\_Demo Simulation is running 7.4 seconds elapsed time tran: time = 0.1470 us (1.4705 %), step = 0.1000 ns (1.0000 m%) (time to complete = 1.1167 m)

Start Time : 2023-06-26 12:55:44 (Elapsed: 28.3 seconds) Results Directory: C:\Users\ \TannerEDA\RingVCO\TB\_RingVCO\TB\_RingVCO\_AFS\_Demo Status: 0 Errors, 2 warnings

- Simulation Warnings
- Shows the number of warnings from the
  - last simulation 2
- Red outline indicates warnings increased
  - from the last simulation 4

Number of Warnings: 4 Previous Sim Warnings: 2





#### **Run Simulation Toolbar – SDE Mode**

- First dropdown shows all SDE states of the active view
  - Select the SDE state and press Open SDE button is to start SDE and open that state
  - Users can additionally open the SDE state by double-clicking the SDE state in the Library Navigator
- Second dropdown shows the Config View associated with the active view
  - This will affect traversing the hierarchy
- Clicking the Hierarchy Editor button HE will open the hierarchy editor on the selected config view in the second dropdown
  - Users can additionally open a config view by double-clicking it in the Library Navigator



cfg\_RTL

0 e

Π

S

🖏 sde

#### **Tanner Design Environment (TDE)**

- RF Analysis Pane improvements
  - Updated all RF related analysis panes
  - Added Jitter Measurements to PNoise
  - Added Harmonic Balance S-Parameter Analysis
  - Added Harmonic Balance Stability Analysis
  - Added Harmonic Balance Transfer Function Analysis
  - Added PSS S-Parameter Analysis
- Symphony now exports empty .SUBCKT for Verilog block so you can use the connect pin by name functionality
- More control over where Additional Commands are added to the netlist
- Many enhancements and improvements have been made to various Setup Simulation, including Simulation Options, DC Operating Points analysis, DC Sweep, Monte Carlo, AC Analysis, Noise Analysis, Stability analysis, Temperature Sweep, DC Mismatch analysis, and Corner Analysis

#### E Setup AFS Simulation of cell "TB\_RingVCO" view "schematic" Sim testbench: AFS\_FreqVsLoad Run with no analysis chosen Simulator: Analog FastSPICE (AFS) General Beginning of File | Before Design | After Design | After Analysis | With Each Comer | End of File | Legacy | Simulation Options 1 simulator lang=spice Netlisting Options 2 .MEASURE TRAN RingFreq Period TRIG V(Out) VAL='0.5\*Vpwr' TD='50n' Hierarchy Priority 3 + RISE=1 TARG V(Out) VAL='Vpwr\*0.5' TD='50n' RISE=2 PRINT 0 Additional Commands 4 .MEASURE TRAN RingFreg PARAM='1.0/RingFreg Period' Parameters 5 simulator lang=spectre Spectre Options Results Symphony Options DC Operating Point Analysis Transient Analysis Monte Carlo Analysis DC Sweep Analysis AC Analysis Noise Analysis Stability Analysis Transfer Function Analysis Temperature Sweep Parameter Sweep Corners DC Mismatch Analysis S-Parameter Analysis Harmonic Balance Analysis HB AC Analysis HB Noise Analysis HB SP Analysis Periodic S-Parameter Analysis HB Stability Analysis HB Transfer Function Analysis PSS Analysis PSS AC Analysis PSS Noise Analysis PSS Stability Analysis PSS Transfer Function Analysis Run Simulation OK Cancel

SIEMENS

#### **New AMS PSS Noise Analysis Jitter Measurement Dialog**

• A new dialog box has been added to AFS PSS Noise Analysis for setup of Jitter Measurements

					to 🗙 🗄	• •
nable	Name	Timing Event	Jitter Event			
	pm0	Edge Crossing	pm0 jitterevent measure=0	cross trigger=[ 0] triggerthresh=0 target=[ 0]		
Jitter	Event					
Jitter Measu	<b>Event</b> Irrement Name	2		pm0		
Jitter Measu Timing	<b>Event</b> irement Name g Event	2		pm0 Edge Crossing		
Jitter Measu Timing	<b>Event</b> irrement Name g Event e <b>r</b>	2		pm0 Edge Crossing		
Jitter Measu Timing Trigge Trigge	<b>Event</b> Irement Name g Event e <b>r</b> r Node	2		pm0 Edge Crossing		
Jitter Measu Timing Trigge Trigge Trigge	<b>Event</b> Irement Name J Event <b>r</b> r Node r Reference No	e ode		pm0 Edge Crossing		
Jitter Measu Timing Trigge Trigge Trigge Trigge	<b>Event</b> Irement Name J Event <b>r</b> r Node r Reference No r Edge Directio	e ode on		pm0 Edge Crossing 0 All		
Jitter Measu Timing Trigge Trigge Trigge Trigge Trigge	<b>Event</b> Irement Name g Event <b>r</b> r Node r Reference No r Edge Directio r Edge Thresho	e ode on old Voltage		pm0 Edge Crossing 0 All 0		
Jitter Measu Timing Trigge Trigge Trigge Trigge Trigge Trigge	Event Irement Name g Event r r Node r Reference No r Edge Directio r Edge Thresho r Edge Numbe	e ode on old Voltage er		pm0 Edge Crossing 0 All 0 1		
Jitter Measu Timing Trigge Trigge Trigge Trigge Trigge Trigge Delay	Event Irement Name g Event r r Node r Reference No r Edge Directio r Edge Thresho r Edge Numbe	e ode on old Voltage er		pm0 Edge Crossing 0 All 0 1		



#### **S-Edit Testbench Additional Commands**

- Testbench setup enhanced to give greater control over where additional commands can be placed in the netlist
- Lines are numbered
- Tab indicates if data is entered in tab
- Additional commands can be placed in in a tab corresponding to any of the following places:
  - Beginning of file
  - Before Design
  - After Design
  - After Analysis
  - With Each Corner
  - End of File
- Additional Commands from prior releases will be placed in a tab called Legacy





#### S-Edit AFS Simulation Command Line Argument Change

- AFS simulations now use the --ovd command line argument for all simulations
  - Results in a different representation of the data in the simulation database if doing an DC OP analysis (not a DC sweep) and doing either Monte Carlo, corner, or parameter sweep
- Default command line arguments can be overridden in ESI
- In the previous version, when doing a DC OP with AFS with either Monte Carlo, Corners, or Parameter Sweep, it would allow you to reference the results as a waveform using the wf("<sim/Folder>Wavename") format
  - The expression wf ("<sim/Folder>Wavename") will not longer work and will result in a cannot be found error in EZwave
- In v2023.2, you can refer to the results in an expression in two different ways:
  - DATA ("Wavename", "Folder") This will return a list of values
  - var ("<sim>Folder:Wavename", option="WF") This will return a waveform of the results but with the X axis as the either Monte Carlo iteration number or the parameter sweep iteration (a number from 1 to the total number of sweep points)
- See Tech Note online for more details



#### **Tanner/SDE Integration Features**

- SDE fully Integrated into Tanner Schematic Editor tool
- New Hierarchy Editor tool to create and manage config views
- Common simulation settings saved along with S-Edit preferences in a central location
- Automatic extraction of Design Variables from the design
- Interactive selection of design objects
- Back-annotation of Voltages/Currents and Operating Point Results
- Waveform cross probing



#### SIEMENS

#### Solido Design Environment (SDE)

- Comprehensive variation-aware design
  - Supports analog, RF, mixed-signal, memory and standard cell design
  - Identifies design weaknesses undetectable by other methods
  - Improves design quality and time-to-market
  - Uses machine learning to accelerate simulation
- Trusted by top semiconductor companies and foundries
  - Fast, accurate and thorough
  - 1000X+ faster than brute force simulation
  - Full coverage verification across PVT and Monte Carlo
- Easy to use and deploy
  - Intuitive GUI for interactive design and analysis
  - GUI or batch mode
  - Works with all process technologies

### **Config Hierarchy Editor**

- Brand new tool to create and manage config views
- Creates industry-standard
   OpenAccess (OA) based views
- View editor implemented using Multiple Document Interface (MDI) in S-Edit framework so the config views can be managed just like any other views
- Intuitive and customizable user interface
- Uses config views created in thirdparty tools without translation/migration

		Top Design				- Global Binding	IS		
		Library:	RingVCO		•	Library List:			
		Cell:	TB_RingVCO	Tune	-	View List:	eldo eldoD schematic s	snice veriloga symbol, na	urs symbo
		View:	schematic			Stop List:	eldo eldoD	······································	
	_	Table View	Tree View						
		Coll Rinding	100 1011						
Libra	wu Locko		1.1 10					• 1 · 1 · 1 · 1	
Ripa		an aleat ib	Library	Cell	View I	ound	View To Use	Inherited View	/ List
Rings	/00	Devises		pcapacitor	symbol			eldo eldoD schematic sp	lice verilog
Ring	/co	Generic 250n	m Devices	pmos25	symbol			<ul> <li>eldo eldoD schematic sp</li> </ul>	ice verilog
Rina	/co	Generic 250n	m Devices	pmos25y	symbol			<ul> <li>eldo eldoD schematic sp</li> </ul>	ice verilog
Ring\	/co	Generic 250n	m Devices	pmos25	symbol			<ul> <li>eldo eldoD schematic sp</li> </ul>	ice verilog
Ring\	/co	Generic 250n	m Devices	pmos25x	symbol			<pre>eldo eldoD schematic sp</pre>	ice verilog
Ring\	/co	Misc		GlobalGnd	symbol			eldo eldoD schematic sp	ice verilog
Ring\	/co	Misc		PageID_Tanner	symbol			eldo eldoD schematic sp	ice verilog
Ring\	/co	Misc		Vdd	symbol			eldo eldoD schematic sp	ice verilog
Ring\	/co	Misc		Vss	symbol			eldo eldoD schematic sp	ice verilog
Ring\	/co	RingVCO		RingVCO	cv_cc		cv_cc	eldo eldoD schematic sp	ice verilog
Ring\	/co	RinaVCO		TB RingVCO Tune	schematic			eldo eldoD schematic sr	ice veriloa
Ring	/CO	Instance Bi	ndings						
Ring) Ring)	/C0 /C0	Ir	nstance	Library	Cell	View Fou	und View To	) Use Inherite	ed View List
Ring\	/co				There are no	items to show.			
Ring\	/co								
Ring	/co	<u> </u>							
	2		ىدە مىت وورووو			فنتنا والتقافية والمتحد			
		Comma	pd						
		Comma			o type coming them co_	cig quice			
		Luiudou	A BOULARD CON 1	C UI- ACO B UI- ACO I	o type county view ce.	cuð dance			
		Comma	nd						

#### **Netlist to Schematic Generation**

- Generates a schematic from a netlist
  - Creates an array of instances with netlabels on the pins for connectivity (no wires)
  - Schematic can be used for simulation or LVS netlisting
  - Generates any missing symbols not present in the design library
  - Netlists supported:
    - Structural Verilog netlist (typically from synthesis)
    - SPICE/CDL digital netlist (typically from place and route)
    - Analog SPICE netlist (partially supported)





#### **Netlist to Schematic Generation Example – Structural Verilog**

Modified V					•
Sch Sym All	3 of 643 cells				
Cell	View	View Type	Instances	Library	DM Reserv
ADCCtrl	schematic	schematic		ADC8	
datapath0_0	schematic	schematic		ADC8	
datapath0_0	symbol	symbol	1 instance	ADC8	





SIEMENS

Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### S-Edit Close Warning when External Simulator is Running

- Warn if trying to close S-Edit while an Eldo, AFS, or Symphony simulation is running
  - Gives users a chance to proceed or cancel





#### **Added Additional Check to Design Check #14**

Warn user when CDF or other term order is inconsistent with an interface

📧 Setup		<u></u>
Technology	Chedks	
	Group 🔨	1
Validation	N Check	Severity
Connections	Group: General checks (View checks)	
	00 Instances have duplicate or missing names	Warning
	01 Instance name fails the validation script	Warning
	02 View name fails the validation script	Warning
	03 Net label fails the validation script	Warning
	04 Port name fails the validation script	Warning
	05 View fails validation script (args: library name, cell na	Warning
	Group: Cell checks	
	06 Cell name fails the validation script	Warning
	07 A symbol port is missing from schematic/spice/veril	Warning
	08 A schematic/spice/verilog/vhdl port is missing from	Warning
	09 Port types are inconsistent across views	Warning
	10 Properties of symbols and spice/verilog/vhdl are inc	Warning
	11 Cell fails validation script (args: library name, cell na	Warning
	12 Ambiguous connectivity hierarchy	Warning
	13 Cell name appears in more than one library	Warning
	14 PINORDER property is inconsistent with interface	Warning
	Group: Physical checks (Placement checks)	
Save Load	15 Overlapping instances	Warning
To/from folder:	16 Overlanning nine	Warning
{project setup folder (lib.defs locati	on)} ~	Close

□ □ mathematical cell "instance_Cell"
La 🗖 💋 Warning 14 : PINORDER property is inconsistent with interface
— I Q Cell "instance_Cell", instance copy_1_less_1, term ApsRsxD in the termOrder is inconsistent with interface
🖵 🔲 🚇 Cell "instance_Cell", instance copy_1_less_1, term ApsSfxAO in the termOrder is inconsistent with interface

#### **Modified Default Value of Design Check #24**

- Default value of Design Check #24 Overlapping netlabel and pin changed from Warning to Ignore
- Importing a netlist to Schematic, as well as importing a Calibre View, will create symbols with netlabels on the pins, and these should not generate a warning





#### Added Libraries to Exclude for Design Checks

 Added a field to provide a list of libraries to exclude from validation to Setup>Design Checks>Validation

💽 Setup			⊡ ×	
Technology	Validation			
Preferences     Design checks	Validation procedu	res		
Checks	Cell name:	IsLegalCellName		
Connections	View name:	IsLegalViewName		
	Instance name:	IsLegalInstanceName		
	Port name:	IsLegalPortName		
	Net label:	IsLegalNetName		
	View Validation	TannerPDK_IsValidView		
	Cell Validation	IsValidCell		-
	Enable Validatio	-		
		nen edit creates short circuit	Salast Librarias	
	Exclude Libraries		Select Libraries	~ ~
	Libraries to exclu	de when doing design checks	ams_lib analogLib	ОК
	Fileral Crically of a		Generic 250nm Devices	Cancel
•	Exclude:			
			SPICE_Commands	
Save Load				
To/from folder:				
{project setup folder (lib.defs location	)}	✓		
			Mark All Unmark All	

SIEMENS

#### S-Edit TSP Simulation Log Always Contains Warning/Error Summary

- 'Simulation completed with <n> warnings ...' message is now always displayed in the S-Edit log
- TCL command command displays the summary information for the simulation:
  - tsp log -log {path/filename} -summary

TB_RingVCO_TSP_FreqVsLoad.log ×		
113 Variance	114.0966т	0.
114 StdDev	10.6816MEG	0.
115		
116		
117 Parsing	0.18	seconds
118 Setup	0.61	seconds
119DC operating point	0.24	seconds
120 Transient Analysis	5.12	seconds
121 Output	0.48	seconds
122 Overhead	8.17	seconds
123		
124 Total	14.80	seconds
125		_
126Simulation completed	with 2 Warns	ings
127		_

#### Command

tsp log -log {C:\Users\\_\_\_\_\_\Documents\TannerEDA\TannerTools\_v2023.2\SimulationResults\RingVC0\TB\_RingVC0\TB\_RingVC0\_TSP\_FreqVsLoad\TB\_RingVC0\_TSP\_FreqVsLoad.log} -summary

- # TSP T-Spice netlist: TB RingVCO TSP FreqVsLoad.sp
- # TSP T-Spice log: TB RingVCO TSP FreqVsLoad.log
- # TSP Explore simulation results: C:\Users Documents\TannerEDA\TannerEDA\TannerTools v2023.2\SimulationResults\RingVCO\TB RingVCO\TB RingVCO TSP FreqVsLoad
- # TSP T-Spice reported 2 Warnings

#### SIEMENS

л×

#### S-Edit Export SPICE/Spectre Dialogs Modified

• Changed aspect ratio of File > Export > SPICE/Spectre dialog to better fit on small displays

xport SPICE						×
General Hie	rarchy Priority					
To file C:\Users	Docum	ents\TB_RingVCO.spc ~	Export as Top-level cell Subcircuit definition		Export mode Hierarchical Rat	
Export sou Library: Cell:	rce	RingVCO     V       TB_RingVCO     V	Options  Exclude .model  Exclude .hdl  Exclude .nd		Exclude global pins on subcircuits     Exclude definitions of empty cells     Evolude instance locations	3
View:		schematic ~	Exclude simulation of	ommands		
Hierarchy	<b>control</b> View list:	schematic spice veriloga symbol_pairs symbol	Create separate fi	le for each com 80	characters	
⊖ SDE	Stop list:		Export control property Property name:	SPICE	~	
O TDE	Testbench:	TSP_FreqVsLoad ~				
					Export Can	cel



#### S-Edit CDL Import

• CDL Import now supports the \$PINS comment syntax for specifying pin assignment

```
Xyyy < n1 n2 ... > < / > <subname> < parnam = pval > ... <M=m>
+ <$[mname] | $.MODEL=mname> <$T=tx ty r a>
+ <$X=x> <$Y=y> <$D=d> <$PINS <pin=node> ... >
```

• Example:

XNOR2\_1 NOR2 \$PINS Z=N\_7 B=N\_2 A=N\_1 vss!=VssD vdd!=VddD



### ESI



#### **ESI Close Warning when External Simulator is Running**

- When ESI <Exit> is performed, if there are any running, stopping, or post-processing simulations, then a dialog box is displayed providing the opportunity to continue with exit, cancel exit, or wait for ESI to automatically terminate when the simulations complete
- Gives user a chance to proceed or cancel





# **T-Spice**



Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### **Linux Performance Improvements**

- T-Spice simulation performance has been improved on Linux, especially for temperature and parameter sweeps
- T-Spice has improved multi-threaded performance on Linux up to 1.4x faster







## Waveform Viewer


#### **Colored Voltage Probing**

- Voltage probing from S-Edit to either Waveform Viewer or EZWave will now color the Net in S-Edit and the waveform the same color
  - Changing the color of the Net will also subsequently change the color of the waveform





# L-Edit



#### **L-Edit Groups**

- Designed to keep related objects bound together and organized in the layout cell view
  - Similar to instance grouping but without creating any hierarchy or links
  - No "references" can be made to groups
- Does not affect GDS export (objects in groups are exported to GDS without their group association)
- When moved (copied, deleted, etc.), all the objects in the group are moved (copied, deleted, etc.)
- Groups can contain any type of object: drawn shapes, labels, rulers, electrical ports, instances, and vias
- Groups make selection and replication of multiple objects easier

Selectio	on Ma	nager						ņ	×
\$ {\vec{6}{2}}	(3)	C   🗙							
Check	Туре	Δ	Object	Instance of	Group	Layer	Net	#	
	<u> </u>	i_NDiffPair	Group		G_NDiffPair			1	
	-=	Dev_N3	Group		G_NDiffPair\Dev_N3			1	
	Īŀ	Instan	N3<1>	OpAmp/nmos25x_Auto	G_NDiffPair\Dev_N3			1	
	ΤL	Instance	N3<0>	OpAmp/nmos25x_Auto	G_NDiffPair\Dev_N3			1	
	L	Dev_N4	Group		G_NDiffPair\Dev_N4			1	
	H	Instance	N4<1>	OpAmp/nmos25x_Auto	G_NDiffPair\Dev_N4			1	
	Ĺ	Instance	N4<0>	OpAmp/nmos25x_Auto	G_NDiffPair\Dev_N4			1	





### **Updated Terminology**

#### 2022.2 and Earlier

Term	Definition
Group	Created a new cell view from selected objects and instanced cell view in location in replacement of objects selected
Ungroup	Flattened selected instances one level at a time
Flatten	Flattened all levels of entire cell view

#### 2023.2 and Later

Term	Definition
Group	Draw>Group provides dialog to choose to create a cell, create a group, or create an instance array (if instances are in array configuration) Group alone now refers to the new L-Edit group feature
Ungroup	Moves object and nested groups from a group up one level (does not work on instances)
Flatten	Provides dialog to flatten instances one level, multiple levels, or all levels. Does not affect groups.

**NOTE:** The new default bindkeys are CTRL+U for flatten and SHIFT+U for ungroup groups. Users should assign the new default bindkeys under **Setup>Application-Keyboard** tab in the Draw and Group Utilities Category.

Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### **Editing Groups**

- Users can edit groups using two methods
  - Edit in-Place
    - Used in Groups just like is currently used for Instances or Ports
  - Individual Edit Mode (New)
    - All objects of groups will be selectable and editable directly as if they are not part of a group
    - In "Individual Edit Mode" objects in groups may be operated on (moved, edited, deleted, Etc.) directly, without having to push into the group



12	4	4	-		Bò	Ŧ	69	12	G	啩	围	围		÷
						Flatten			Group	Ungroup Groups	Add Selected Objects to Group	Detatch Selected Objects from Group	Toggle Individual Edit Mode	

#### **Selection Manager Display of Group Membership**

- Selection Manager has been enhanced to show group membership
- With Individual Edit Mode (IEM) off, groups are shown as a tree, whereas with IEM on, groups are shown as a list.

Selectio	on Manager					ф
¢ 🔅	) (X) (C   🗙					
Check	Туре ؍	Object	Group	Instance of	Layer	#
	🛨 group3	Group	group3	i		1
	Box	Box			Deep_N_Well:drawing	1
Selectio	on hager					ų.
\$ 60	) C   X					
Check		Object	Group	Instance of	Layer	#
	🖃 group3	Group	group3			1
	-🖃 group1	Group	group3\group1			1
	– Box	Box	group3\group1		Metal1:drawing	1
	L Box	Box	group3\group1		Metal1:drawing	1
	- group2	Group	group3\group2			1
	– Box	Box	group3\group2		Metal1:drawing	1
	L Box	Box	group3\group2		Metal1:drawing	1
		_	2		Markel Hadress for a	1
	L Box	Box	group3		Metal I:drawing	

#### IEM Off

#### IEM On

Selection	Manager					μ×
\$	🔅 C   🗙					
Check	Туре 🛆	Object	Group	Instance of	Layer	#
	Box	Box			Deep_N_Well:drawing	1
	Box	Box	group3		Metal1:drawing	1
	Box	Box	group3\group1		Metal1:drawing	1
	Box	Box	group3\group2		Metal1:drawing	1
	Box	Box	group3\group2		Metal1:drawing	1
	Вох	Box	group3\group1		Metal1:drawing	1

SIFMENS

#### **New Groups UPI Commands**

- New UPI functions are available to create, move, delete, and perform a variety of operations on groups
- To avoid confusion with our previous use of the term group/ungroup for creating cells and flattening cell hierarchy, the following UPI commands have been marked as <u>legacy</u> and will no longer run unless #define EXCLUDE\_LEDIT\_LEGACY\_UPI is commented out. The new replacement command with more appropriate naming is shown in parenthesis below:
  - LSelection\_Group (LSelection\_CreateCell)
  - LSelection\_UnGroup (LSelection\_Flatten\_Ex22)
  - LSelection\_Flatten (LSelection\_Flatten\_Ex22)
  - LC\_Ungroup (LC\_FlattenOneLevel)
  - LInstance\_Ungroup (LInstance\_FlattenOneLevel)
  - LCell\_Flatten (LCell\_Flatten\_Ex22)
- Legacy commands cannot be run via Tcl/python



#### **Enhanced Instance Flatten Dialog**

- Draw>Flatten (CTRL+U) or via the Editing Toolbar Flatten icon
- Enhanced with more features to work on Instances (not groups)
  - Flatten to a specified level of hierarchy
  - Flatten selections or active view
  - Exclude cells from specified libraries from flattening
  - Performance improvements when disabled
    - Allow undo
    - Select results
  - Note: Objects in instance hierarchy that are in a group will remain in the group after flattening

libraries	
libraries	
libraries	



#### **L-Edit Advanced Node Features**

- Foundries have imposed a restricted design methodology for 16nm and below to mitigate the complexity of design rules
- L-Edit Advanced is a new product with advanced node features that support FinFET design III
- The following L-Edit Advanced features improve FinFET designers' productivity
  - FinFET Grid
  - Auto-abutment
  - FinFET Guard Rings
  - Layout Coloring
  - Width Spacing Pattern (WSP)



#### **FinFET Grid**

- The restrictive rules for Diffusion and Fin layers in FinFET technologies lead to the usage of FinFET Grid
- FinFET Grid setup is included in Tanner iPDK of FinFET technologies
- Setup Layers Dialog has been enhanced with a new FinFET tab to visualize the FinFET Grid setup and create Poly grids for different Poly pitches
- Geometries on Diffusion and Fin layers as well as PCells and hierarchal blocks including these layers should snap to the FinFET Grid in order to avoid violations of Diffusion and Fin layers DRC rules
- Editing and Alignment commands have been enhanced to support FinFET grid snapping of geometries and hierarchal instances
- FinFET Grid rendering can be customized in the Rendering tab of Setup Layers dialog









#### **Auto-abutment**

- Continuous Diffusion helps to reduce Layout dependent effects in FinFET Design
- Auto-abutment ensures the continuity of Diffusion and generates DRC clean abutted instances
- New Enable Auto-abutment checkbox in the Editing tab of Setup>Application dialog enables Auto-abutment of connected instances
- Supports Foundry abutment procedure and options



Configuration files	
Workgroup:	Load
User: C:\Users\ AppData\R	loaming\Tanner EI Load
General Keyboard Mouse W	/amings UPI Rendering Selectio
Editing Saving For	mat Text Editor Text Style
Editing options	Ctrl+Shift+Middle Mouse action
Paste to cursor	Perpendicular edge move
Auto-panning	Preserve angles
Active-push rubberbanding	O Preserve edge length
Show edit vector	
Increment port text on Duplicate	
Instance stretching	T-Cell Parameters
Locator bar display during editing	Prompt before reservation on first edit
<ul> <li>Delta format</li> </ul>	Never ~
O Polar format	Instance Auto-abutment
O Absolute format	Enable Auto-abutment



#### **FinFET Guard Rings**

- FinFET Guard rings have MOSFET's like structure including Poly, Diffusion and all MEOL and cut layers
- The Diffusion ring may not be continuous in FinFET Guard ring
- L-Edit generated FinFET guard rings are DRC clean and snap to FinFET grid automatically
- The Guard ring instance is parametrized and customized based on Foundry technology
- New commands under Draw>Guard Rings to chop and heal guard rings



Edit Object(s)		×
On layer:	✓	Duplicate By
On net:	~	
Instance (1) T-Cell Parameters		
	+	
☐ Instance Parameters		
excludedSides		
shapeData	((0 0) (8.35975 6.392))	
NumberofRightFinger	2	
NumberofLeftFinger	2	
NumberofBottomFin	4	
NumberofTopFin	4	



#### Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### Layout Coloring

- FinFET technologies require layout coloring to be divided between two different masks on the same metal layer
- Layout rendering has been enhanced to show the colors of geometries in layout
- Designers can handle the coloring by:
  - Selecting a mask color from the Layer Palette and draw geometries on it
  - Using the Mask Color Toolbar to assign colors to geometries or change their colors
  - Using the color index option to shift color for a specific instance

Laye	er Palette									μ>
	M1:drawing									
1	Layers with Colo	rs								$\sim$
- [	Layer	Purpose	€	••	k	#	_	Co	lor	
	M1	drawing					19	e,	1	
	M1	drawing					19	ê	1	-
	M1	drawing	$\Box$				19	<b>e</b> î	2	-
	M1	drawing					19		2	
	M1	drawing					19			
	M1	pin					19	eî,	1	
	M1	pin	$\Box$				19	•	1	
	M1	pin	$\Box$	$\Box$	$\Box$		19	<b>e</b> î	2	-
	M1	pin					19	•	2	-
	M1	pin	$\Box$	$\Box$	$\Box$		19			
	M2	drawing					20		1	

Index	'M7' Layer shift	'M6' Layer shift	'M5' Layer shift 📃 📥	-
38	0	1	0	Change
39	0	1	0	-
40	0	1	0	
41	0	1	0	-
42	0	1	0	Color Ind
43	0	1	0	48
44	0	1	0	
45	0	1	0	
46	0	1	0	1
47	0	1	0	
48	0	1	1	Sec. Barrier
49	0	1	1	Cell Width
50 ∢	0	1	1	Cell Height





### **WSP Defs**

- The routing in FinFET technologies is restricted by many rules of discrete values of width-pitch pairs allowed in each routing direction
- WSP helps to define the routing tracks for Metal layers with respect to metal routing rules
- WSP feature allows the users to:
  - Create and edit WSP Defs
  - Open WSP Preview to visualize the tracks graphically
  - Generate a layout from a WSP Def in order to check DRC compliance or alignment of WSP tracks on Placement patterns
  - Generate or update an existing WSP Def from a selected Layout
  - Export WSP Defs to a CSV for reuse in another project
  - Import WSP Defs from a CSV file
  - Copy, rename or delete WSP Defs



#### WSP Region/ WSP Set

- Designers need to use many metal layers to route their layout
- Draw>Draw WSP Region allows users to define the routing tracks of many metal layers in the same region by selecting WSP Defs to apply to that region
- The regularity of metal density across the design impose the application of the same collection of WSP Defs in many design regions
- Setup>WSP>New WSP Set allows to group many WSP Defs that are intended to be used together into a WSP Set and save it permanently in the design database for reuse
- The user can edit, copy, rename or delete WSP Sets

vailable				WSP Region			
Layer	- Cell	Library	-	Layer	- Cell	_ Library	
M1	M1_WSP_BIT	WSP		M4	M4_WSP_TOP	WSP	
M1	M1_WSP_DAC	WSP		M5	M5_WSP_TOP	WSP	
V12	M2_WSP_AN	WSP		M6	M6_WSP_TOP	WSP	
V12	M2_WSP_BIT	WSP		M7	M7_WSP_TOP	WSP	
M2	M2_WSP_DAC	WSP					
/12	M2_WSP_PWR	WSP					
/12	M2_WSP_STD	WSP					
/13	M3_WSP_AN	WSP					
VI3	M3_WSP_BIT	WSP					
M3	M3_WSP_DAC	WSP					
M3	M3_WSP_STD	WSP					
48	M8_WSP_DAC	WSP					
/18	M8_WSP_TOP	WSP					
M9	M9_WSP_DAC	WSP					
M9	M9_WSP_TOP	WSP					
M1, M2, M3	WSPSet_MUX	WSP					
lescription							



- Metal routing snaps to their corresponding WSP tracks inside a WSP region
- The user can control WSP Display options using the FinFET grid toolbar
- Layer Palette has been enhanced with WSPs filters and layer operations that control the visibility and protection of WSP Layers
- WSP Regions are saved as groups in the design and the Selection Manager has been enhanced to recognize WSP Regions and their memberships

M6_WSP_TOP_WSP:WSP	
WSPs in Use in Cell	-
Drawn	A
In Use in File	_
In Use in Cell	
In Use in Cell + Hierarchy	
Generated	
Special	
Layers with Colors	
Finfet Regions	
WSPs	
WSPs in Use in Cell	
WSPs in Use in Cell + Hierarchy	<b>v</b>

Selectio	n Manager				
$\diamondsuit$	\$\$ <b>X</b>	K			
Check	Туре	Object	Inst	Group	Layer
	WSP region	WSP_region2		WSP_region2	
	<ul> <li>— WSP Region</li> </ul>	Box		WSP_region2	M8_WSP_TOP_WSP:WSP
	<ul> <li>WSP Region</li> </ul>	Box		WSP_region2	M9_WSP_TOP_WSP:WSP
	<ul> <li>WSP Region</li> </ul>	Box		WSP_region2	M7_WSP_TOPR_WSP:WSP
	<ul> <li>WSP Region</li> </ul>	Box		WSP_region2	M5_W5P_TOPR_W5P:W5P
	<ul> <li>WSP Region</li> </ul>	Box		WSP_region2	M6_WSP_TOP_WSP:WSP
	└ ₩5P Region	Box		WSP_region2	M4_W5P_TOP_W5P:W5P



#### **LEF/DEF Features – Export Minimal Liberty**

- Tools>SDL Navigator>LEF/DEF>Write Minimal Liberty... or SDL navigator drop down menu
   >LEF/DEF>Write Minimal Liberty...
- Generates a minimal liberty file compatible with PnR tools such as Aprisa and Nitro
- Streamlined liberty file includes the liberty library name and essential cell information
  - For each cell, it only contains area and pin info
  - For pins, it only contains direction
  - Does not contain timing, power, and other data

C	eii (DiffCell) {			
		area : 160.004;		
		pin(Vdd) {		
			direction : inout;	
		}		
		pin(Vss) {		
			direction : inout;	
		}		
		pin(VTune) {		
			direction : input;	
		}		
		pin(Vb1) {	10 - 10 - 10 - 10	
			direction : input;	
		}		
		pin(Vb2) {		
			direction : input;	
		}		
}				

Write Minimal Liberty		×
To file:		
<u> </u>		Browse
Liberty Library Name:		
Export scope:		
<ul> <li>Active View</li> <li>All Cells in library</li> </ul>	ADC8	~
Cells selected in navigate	or	
	OK Cancel	

Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

#### **SIEMENS**

#### **LEF/DEF Features – Set Net Signal Types**

- Enhanced signal types to assign for nets (other than Power)
- Assists in generating accurate LEF output
  - If a net name includes vdd, it is exported as a Power net in the LEF
  - Similarly, if a net name contains **gnd** it is exported as a **Ground** net

In the LEF	PIN vss!
	DIRECTION INOUT ;
	USE GROUND ;
	PORT
	LAYER Metal1 ;
	RECT 0 0 8.05 0.8 ;
	END
	END vss!

• SDL Navigator net display has been enhanced by incorporating pin directions and net signal types for improved clarity and understanding



Active Net

#### **LEF/DEF Features – Export Placement Blockage**

- L-Edit can export DEF for routing obstructions (but not for placement obstructions)
  - This allows users to generate placement blockages in floorplan layout view
- In Setup>Special Layers... dialog, a new blockage layer has been created with the default name *Placement\_Blockage\_Layer*
- Users can customize this name as desired
  - Keeping default name will not modify technology as the layer solely exists in L-Edit's memory and will not be stored in OA
  - Assigning a custom name to the layer will be saved in the Tech.tdb file

Setup Special	Layers	ſ		×
Grid:	Grid_Layer	×	ОК	
Drag box:	Drag_Box_Layer	×	Cancel	
Origin:	Origin_Layer	×		
Cell outline:	Cell_Outline_Layer	×		
Error:	Error_Layer	×		
lcon:	prBoundary:drawing	×		
Group outline:	Group_Outline_Layer			
Blockage:	Placement_Blockage_Layer			

#### **LEF/DEF Features – Export Power Plan with Layout**

- A new feature enables users to create patterns for power rings, power stripes, and power rails in the floorplan layout view, designate them with the appropriate types, and export them with the correct syntax in DEF format, providing a seamless workflow
- Several new options have been added under Tools>SDL
   Navigator>LEF/DEF> as well as in the SDL Navigator dropdown menu LEF/DEF>
  - Set Power Type assigns power types to selected objects within the active layout view
  - Select Objects by Power Type enables users to select objects based on their power type, allowing for quick assignment to another type or resetting of their current power type as needed
- Selection Manager has an added option to Set Power Type
  - Add the DEF Power Type column by RMB clicking the column header





#### SIEMENS

#### **RFPro Integration with Tanner Tools**

- RFPro, by Keysight, is an EM simulator
- RFPro generates S-Parameter models for discrete devices for RF simulation
- RFPro utilizes an OA layout view in L-Edit and a substrate file to generate a 3D structure of the layout
- EM analysis is conducted on the 3D structure to generate S-Parameters
- The S-Parameters are used to model the device and an OA subckt is generated to represent the S-Parameters in S-Edit
- Simulation can be performed using either AFS or Eldo



#### **Selection Manager Display of Net Names**

• Selection Manager has been enhanced to show net names

Selection	Manager					†×
\$ \$	(x) C   🗙					
Check	Туре 🛆	Object	Instance of	Net	Group	Layer
	Instance	XXa5	RingVCO/DiffCell/layout			
	Instance	ХХаб	RingVCO/DiffCell/layo.			
	Instance	XXa4	RingVCO/DiffCell/layout			
	Instance	XXa3	RingVCO/DiffCell/layout			
	Wire	Wire		N_4		Metal2:drawir
	Wire	Wire		Vb2		Metal2:drawir
	Wire	Wire		Vb1		Metal2:drawir
	Wire	Wire		N_12		Metal2:drawir

#### Improved AutoGen Cell Naming

- AutoGen names changed from <mastername>\_Auto\_#\_#to <mastername>\_Auto\_<md5 hash>
- Using the previous naming convention, the same AutoGen could have different names under different conditions
- The new name ensures that AutoGen names are stable
- AutoGen names are normally hidden in the Library Navigator, but can be made visible via the Library Navigator RMB Context Menu>Settings>Filters>Show Hidden Cells



#### ShowInList Variable added to LLayerParamEx2022 UPI Structure

 LLayerParamEx2022 structure used in new UPI functions LLayer\_SetParametersEx2022 and LLayer\_GetParametersEx2022 (similar to the earlier versions of those functions) now have an additional variable ShowInList, which, when set to LTRUE, will set the layer as valid



#### **Cellmap File for Resolving Conflicts in Calibre Results Probing**

- In cases where there is same cellname in multiple libraries, or same cellname with multiple views, GDSII/OASIS export now names cells as <cellname>\_libname>\_<viewname> rather than simply appending a digit on the cellname
  - <viewname> is omitted if the viewname is layout
- A cellmap file is also written on GDS export, both when GDSII/OASIS is explicitly exported via File>Export Mask Data>GDSII.../OASIS..., and also when GDSII/OASIS is written for Calibre
  - Calibre RVE will be able to use the cellmap file to resolve ambiguous cell names, starting in their 2023.4 release



### **GDS and OASIS Import Supports Layermap File**

• GDS and OASIS import now support a layermap file

Import GDSII			×
From file:	V Browse	Imp Car	ncel
Target library:	RingVCO		~
Search for cells in:			
Overwrite cells in	the Target Library		
Map File:		~	]
If unknown layers Prompt Generate new Treat different Gi Check for self-int Database resolutio From import file Custom: Open log in wind Log to command	are found: I layers DSII data types on a layer as different layers ersecting polygons and wires on: e: microns microns ow window		



#### **GDSII** and OASIS Import/Export Automatic Layermap Discovery

- GDSII and OASIS import and export now automatically find a layermap file placed in the library folder
  - If the user types (or browses) to a file, it is used
  - If no file is specified, but a layermap file with name <*libraryname>.cellmap* is found in any of the libraries, it is used
  - If no file is specified, and no file is detected in any library, the GDS numbers in **Setup Layers** are used



#### **L-Edit Now Supports Interpreted Labels**

- Interpreted labels are now supported in L-Edit
- In particular, instance names with interpreted labels [@instanceName] are now evaluated





#### **New Library Navigator Option to Save Selected Libraries**

• Library Navigator now has RMB context menu for **Save Selected Libraries** (same as S-Edit)





# **Shipping Files/Installer**



### **Shipping Files**

- New standard libraries located in the **StdLibs** directory at the top level of the shipping files installation
  - ams\_lib Same as previous but now has vnoise, and vbus#bits from old SPICE\_Sources library
  - analogLib New compatible library of standard symbols
  - **basic** Basic library, mainly used for **NoConn** symbol for no connection
  - Misc Smaller version of old Misc library includes globalGnd and Tanner title block symbols
  - SPICE\_Commands Same as previous and includes vector#bits from old SPICE\_Sources library
  - **SPICE\_Measure** Same as previous
  - SPICE\_Plot Same as previous
- All front-end shipping files and the Generic 250nm PDK have been converted to 1/160 resolution and to use the new Standard Libraries
- Old standard libraries located at *<install>\Process\Legacy* and will no longer be updated
- No script to convert old standard libraries to analogLib

# **Known Problems & Solutions**



- To use advanced node features users must add -advanced to the ledit.exe command line string when the tool is launched
  - On Windows:
    - RMB click on desktop icon and select Properties
    - Add -advanced in the Target field in replacement of -ic
  - On Linux:
    - Issue the following command to start L-Edit at terminal: ledit -advanced

Security	Details	Previous Versions		
General	Shortcut Compatibility			
LED L-	Edit Advanced v2023.2	2		
Target type:	Application			
Target location	: x64			
Target:	anner Tools v2023.2	\x64\ledit64.exe" -advance		
Start in:	%USERPROFILE%			
Shortcut key:	None			
Run:	Normal window	Normal window		
Comment:	L-Edit Advanced v20	L-Edit Advanced v2023.2		
Open File L	ocation Change	Icon Advanced		



### **KPS**

- When you run an SDE test across corners and annotate individual corners' DC OP results, S-Edit displays
  only the first set of annotations
  - Any subsequent corner annotations fetch the same (previous) results
  - There is no work-around for this issue, and it will be fixed in a future product release
- Custom presentation of Library/Cell/View names is available in L-Edit and S-Edit, but is not yet available in Library Manager
- Implicit Selection is not currently available in L-Edit groups
- database layers  $tcl\ command\ has\ been\ renamed\ to\ database\ lpps\ in\ this\ release$ 
  - Scripts will need to be updated to use the new command
  - A -tcl option has been added to the command to output all lpps to a tcl script to save rendering attributes for lpps
- In analogLib library:
  - The following symbols are symbol pcells and will not regenerate: nport, pvccsp, pvcvsp, vccsp, vcvsp
  - isource and vsource are not generating the correct netlist and shouldn't be used yet

## **Corrected Issues**



Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.

### **Corrected problems**

- S-Edit
  - Improve performance loading large schematics with inherited connections.
  - Long delay from the end of AFS simulation until "Simulation finished" message and EZwave launch is resolved.
  - When exporting a netlist for Symphony simulations, empty subcircuit definitions are now generated for digital blocks, in order to support the mapping of pins by name.
  - Fixed problem where Import Spice with Parse Connectivity results in "missing port(s)" errors.
  - Fixed problem where tooltips over the simulation progress bar did not always appear.
  - Signals with wildcard in Setup Simulation > Results page now works for AFS simulation.
  - Fixed problem on Linux where many commands such as New Library, and also the Command window, default to a random path instead of the directory the tools are launched from.
  - Prevent crash when saving after renaming a cell by changing case only.
  - Fixed problem where Netset property assignment does not get exported to SPICE, unless the design is closed and reopened.
  - Testbench field is now updated after duplicating, renaming or deleting it on Properties window or by tcl.
  - Fixed problem where shorting inherited nets on top level caused shorts in subcircuit and incorrect evaluation of inherited nets in schematic.
  - On Linux, "Pick from schematic" under all applicable AFS Analyses' fields in Sim Setup can now be cancelled.
     Restricted | © Siemens 2023 | 2023-07 | Siemens Digital Industries Software | Where today meets tomorrow.
- S-Edit (cont.)
  - ClioSoft error messages are now sent to the command window.
  - Fixed problem where Renamed Property names disappeared from the properties navigator when "Query" is checked.
  - The Stop Simulation behavior has changed so that the first press will attempt a graceful stop that releases licenses and closes files, while a second press will forcefully terminate the simulation.
  - Fixed problem where DC result annotation disappeared or cut off while panning around the schematic with the keyboard arrow keys.
  - Double-clicking on a label and then approving the dialog box no longer results in shifting of the entire label.
  - Deleted views are now ignored in design check, as both views to check, and as views to check against.
  - Fixed reading of OpenAccess cdsTerm labels written by Custom Compiler so "annotate port" no longer appears. Replace [] with <> in port names, net labels, and evaluated labels.
  - Fixed issue where "Save All" took longer when the design is in SVN working copy and not managed compared to the design which is out of working copy.
  - Several import issues fixed and more data is now imported from ADE state files into Setup Simulation.
  - Fixed warning from '24 Overlapping net label and pin' when net label is overlapping text label in a symbol.
  - EZwave is now brought to the foreground when probing from schematic.

- S-Edit (cont.)
  - In Setup Simulation, on all pages, all controls on the "Value" side (RHS) of the setup table are now consistently displayed in English, even when in Japanese mode. These correspond to simulator options and so they are in English. This cases situations where fields were enabled/disabled incorrectly in Japanese mode.
  - Fixed problem in import of CalibreViews case of properties was not being imported correctly.
  - Corrected EZwave error "The file <name> cannot be opened" when S-Edit Waveform viewing is set to 'During' for an AFS simulation.
  - Corrected a Windows to Linux EZwave probing failure with error message "The file <name> cannot be found", when the simulation results folder name begins with a slash.



- L-Edit
  - Fixed problem on Linux where many commands such as New Design, Open etc. menus and Command window would default to a random path instead of the directory the tools are launched from.
  - DEF Export now writes extension values for all coordinates of a wire with "End Style" set to Extend. Previously on the endpoint vertices had extension values written.
  - Tori and Arcs are now exported to ODB++.
  - Pick Layer now works when editing in place but picking a layer outside the cell you are editing in place.
  - Fixed problem on GDS import, when there are two layout views for a cell in "Search cells in" library, GDSII import uses different layout views randomly. Also, views named "Layout" are now given priority.
  - The Net name of an object is now visible and editable on the Edit Objects dialog.
  - GDSII Import "Search for cells in" is now updated correctly when the value is deleted.
  - Invoking Custom Layer Palette dialog will no longer reset the current palette, even after Cancel.
  - Temporary rulers no longer disappear while moving instances.
  - Improved Performance of Cell Copy with hierarchy when the top cell is open.
  - Fixed issue where SDL > Check Connectivity was incorrectly reported in the Verification Error Navigator when multiple views of the cell were present.

- L-Edit (cont.)
  - Fixed a problem where Mask Bias would assign data type.
  - Fixed a problem where the GDS numbers in Setup layers were used instead of the GDS layermap file for GDS Export during LVS.
  - Fixed problem where TCL parameters defined on a T-Cell were missing when the T-Cell was instanced.
  - In Draw > Convert > Snap to grid, instances, vias, and circles are now correctly snapping to the Mouse Grid.
  - Fixed command line -U option. Command line scripts (-u, -U, -t, -T, filename) are now executed in the order they appear on the command line, in both L-Edit and S-Edit.
  - Fixed problem where after using Duplicate and auto-increment, the entire set could not be renamed to the initial label if the rename is to the first value of the sequence.
  - Improved performance of loading and refreshing layer palettes when there are a very large number of Layer-Purpose-Pairs. Layer Palette data is now stored in %appdata% in the L-Edit/SetupDesign/<design>/LayerPalettes folder. This allows palettes to be shared between users.
  - Fixed problem when editing an object in L-Edit (Ctrl-E) to modify the number of columns or rows (usually a via array), if the existing value is deleted a pop-up error is immediately displayed saying "Enter an integer".

- T-Spice
  - Corrected BSIM4 cgtot, total gate capacitance, printed values (internal capacitance values were correct).
  - Fixed a .measure error 'boost::bad\_get: failed' when measurement result values are chained into the expression for a subsequent measurement
  - Enable use of named .print values within measurement calculations.
  - Recognize // as a comment line in netlists
  - Corrected DC Sweep hysteresis simulation results which under some circumstances did not show hysteresis effects
  - Corrected some noise contribution terms for M multiplicity scaling with VBIC, JFET, MesFet, EKV, and bipolar devices
  - Fixed memory leaks and reduced memory consumption with some device models
  - Corrected Rise=Last measurements that were 'Not Found' under certain circumstances.
  - String parameter declarations will now support str(<param\_name>) syntax used by some PDKs
  - Added support for auto-completion in the T-Spice editor using <Ctrl><Space> keystroke



- Library Manager
  - Fixed issue where opening a new schematic view from Library Manager gives \*.tmp cell not found error if a schematic view is already open.
- Waveform Viewer
  - Fixed problem where moving magnitude curves of a complex trace onto a different plot would show the deg component on the new plot.
  - The menu accelerator key bindings to drop down menus have been removed from the Japanese menus.
  - Bindkeys "Zoom In" and "Zoom Out" have been changed to "Zoom In Horizontal Around Center" and "Zoom In Horizontal Around Center". Defaults bindkeys for Zoom In Horizontal Around Center is "]" and for Zoom In Horizontal Around Center is "[". As with all bindkeys, these can be custom bound to any key as user prefers.
  - Bindkey for Save Chartbook, "Ctrl+S", is now persistent between sessions.
  - Bindkeys for Chart > Move Curves > Up/Down are now persistent between sessions.
- Tanner Designer
  - The grouping of Monte Carlo measurement results into Data Sets has been corrected for certain circumstances.
  - The Waveform Viewer button will now open Eldo simulation results using display formatting specified in the associated .swd file.

- Linux
  - Fixed problem using soft link to /home in the wine configuration directory while opening lib.defs.
- ESI
  - The version of Putty installed with Tanner Tools has been upgraded to 0.78, providing compatibility with PPK version 2 and 3 private key formats.
  - DISPLAY (and all Environment variables) is now treated as case insensitive in ESI.
  - Fixed problem saving ESI settings to registry.
  - Fixed problem in ESI resulting in the message, "Error: could not open file" when running a MC simulation.

