ANALOG/MIXED-SIGNAL (AMS) DESIGN AND VERIFICATION

Tanner T-Spice AMS Simulation

	T-Solor v16.3 - ADCCtrivans						
	File Edit View Simulation Setup Window Help						
	D # B # A # A & B # # # # # #						
	* = = 8						
	The second se						
	Transient, Analysis, ADCR, Testbanch, ADCR, TSP.sp		Simulation Status			G 0 1	
	.param Vref = 2.2v		hput lie Translert, Analysis_ADC8_1	Testherich_ADC8_TSP ap			
	.cption demethod = pmin		Progress: Simulation completed				
	.option acct = 1 .option lyltim = 3					03	
	Top Level output LoadReg, De output [7:0] 8;	ataMark, SerialOutput;				64	
	WDC1 AnalogInput 0	fark.SerialOuteut:					
	WDC2 Vdd Ond DC V WDC3 N_1 Ond DC 0 reg [7:0] Br	Net Ry Del La La Calgardy					
Modellim DE 10.4a	The second secon				- II II		
File Edit View Compile Simulate Add	Wave Tools Layout Bookmarks Window Help						
8-228 2001 1 88 221	0-45 Heb & O 2 # 2 3 9	* + + [] 100 fs +]] [] []	6 🖬 🖉 🗶 🗶 🖉 🖉	1911291			
Layout Simulate	eyest Jaircolume -	al 10 8.8.98.8	82252251				
3		A TT BIR I PICT					
Dan Defail - + d X million d	and a state of the		(14)	Chiwh .	+ 4 ×		
Virstance State	Mai		2008	*/Name	The Box of P		
ADCS	DC8/MadeCtripty Ib1		-	22	th1 Net th0 Net		
	XXadcCtt/Compare 1h1			Congure	this Net		
Jacob Based 24_loge	ChloradeChlStart Ib1		0 0 0	Lookeg	ThO Reg		
ADC8.8_Sasc02A_logi(ADC8.8_Sasc02A_l	XadsCtr/CetaMark 1h0		e n n n	CetaMark SerialDutout	the Reg		
WOCK B_BandD2A_bopci	dcCtr(SeraCuput 1h1			041	Ihds Fac		
WOC6.6_Basc02A_logc _5 V / WOC6.6_Basc02A_logc _5 V /	NadoChicounter 458			o chunter	4hd Pac		
Jack Jack Stand Contract Contr							
+ d BaskA20_logk		The second a state of the second		*			1
detamark_Basic02A_logc		Els fals Mary Prov. Chat	fature Mindau Male			Contraction of	
 Modreg_Basid2A_logic SecolOutrait_Basid2A_k 					e E NE more	mer al as	
Vid_BascA2D_logic		Condition B X	Douter of a	r - 14 % 0.0 (m.m.	A R TATE NEED	ALLCI E	3 1
avsin_capacity#		Transmit Andrea 4000 Teather a	Chart1 (Transient) ×			Primary Danage	10
		(interior of the contract of t	100	WY ddmaty Babagy	Seradulary		-
		Title Timestamp				Secondary Cursor	
		Table Over Group Int.				· •	-
		ADD.m	a ¹⁰⁰			Delta	
			Same -				
100	Now 140000 ns 02 m					Trace Name	
	Curaer 1 0.0000 ms					ckV	
						CRV	
# ** Sote: Estop : ./amawork_stc/o	onnectaetup.vana.v(91)			my long long long	long long long lon		
# Time: 140 us Iteration: 1 Inst # Simulation stop reported.	ance: /ADCE/AXadoCtrl						
VSPI S>		Transient Chart Parameters 9 ×	441			DieOut	
Next 140 us Defta: 1 sex./ADCB/	VadeChr	Drawing	1001				
indow fit x0 -1.897 -y0 -0.88 x1 12.267 -y1 7.3	074 -units inch	Variable 1	80				
fesign activate -design RingVCO nindow activate -cell RingVCO_TestBench_INTG -	design RingVCO - type schematic - quiet		41			كالكر الكتعري	
design activate -design ADC8 aindow activate -cell ADC8_Testhench -design A	DC8 - type schematic - quiet	Variable 2	H				11
lesign activate -design RingVCO nindow activate -cell RingVCO_TestBench_HC -d	esign RingVCO -type schematic -quiet		14 15 26 25	etay solay solay toky become	80 80 120 103	Properti Traces Cu	un x
lesign activate -design ADC8 nindow activate -cell ADC8_Testbench -design A	DCB - type schematic -quiet	Variable 3	Command				0 ×
esign activate -design RingVCO esign close -design RingVCO -discard	production of the second		a Milandar (Terrel)(Terrier Long M. Phys. 2015	07.39.01.35.37.396.96 Jan			

Tanner T-Spice Simulator UI, with schematic, spice netlist, simulation logs and waveform data.

Seamless AMS design and simulation solution

Tanner T-Spice AMS Simulation is a complete analog and digital IC simulation environment in one highly-integrated end-to-end flow. Engineers can perform top-down co-simulation, AMS simulation or advanced debugging from within one unified flow. The tool brings together the high-performance simulators T-Spice, Questa or ModelSim and an advanced debugging environment.



Complete analog and digital IC simulation environment.

D A T A S H E E T

FEATURES AND BENEFITS:

- High-performance mixedlanguage simulation
- Top-down mixed-signal co-simulation
- Simulate combined netlists at various abstraction levels: behavioral models, block-level RTL, and gate- and transistor-level blocks
- Debugging environment: mixedlanguage, IDE, code tracing and waveform
- Standards-based support for Verilog, Verilog-A and Verilog-AMS
- SDF support
- Intuitive and easy to use; quick learning curve
- Unparalleled customer support
- Flexible licensing



AMS design from the top down

Tanner T-Spice AMS Simulation enables abstract top-down design. The package allows designers to start from the top level with abstract Verilog AMS, fill in detailed block-level RTL, then complete gate- and transistor-level detail. This stepwise approach leads to a more predictable design cycle and allows teams to catch integration issues early while they're still easy to fix. The abstract top-level modules become an executable specification, reducing ambiguity and improving communication between the analog and digital design teams.

High performance AMS simulation

Tanner T-Spice Simulation offers a complete mixed-signal IC design front end. Create AMS designs in Tanner S-Edit, then directly invoke analog, digital or mixed-signal simulations in T-Spice, Questa or ModelSim with one click. Debug using the Tanner Waveform Viewer analog waveform analysis platform and the powerful debug environment in Questa or ModelSim. Co-simulation combines the high speed of event-driven digital simulation for the digital portions of the design with detailed continuous-time analog modeling in the SPICE engine for maximum mixed signal performance. Highly configurable connect modules converting between logic and analog domains are automatically inserted where needed with no required user intervention. The result: seamless co-simulation without setup hassles.

For the latest product information, contact us at: www.mentor.com, (800) 547-3000

©2015 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville, OR 97070-7777 Phone: 503.685.7000 Fax: 503.685.1204

Sales and Product Information Phone: 800.547.3000 sales_info@mentor.com Silicon Valley Mentor Graphics Corporation 46871 Bayside Parkway Fremont, CA 94538 USA Phone: 510.354.7400 Fax: 510.354.7467

North American Support Center Phone: 800.547.4303
 Europe
 Pacific I

 Mentor Graphics
 Mentor

 Deutschland GmbH
 11F, No.

 Arnulfstrasse 201
 Gongda

 80634 Munich
 HsinChu

 Germany
 Taiwan,

 Phone: +49.89.57096.40
 Phone: 8

 Fax: +49.89.57096.400
 Fax: 886

Pacific Rim Mentor Graphics (Taiwan) 11F, No. 120, Section 2, Gongdao 5th Road HsinChu City 300, Taiwan, ROC Phone: 886.3.513.1000 Fax: 886.3.573.4734

Japan Mentor Graphics Japan Co., Ltd. Gotenyama Garden 7-35, Kita-Shinagawa 4-chome Shinagawa-Ku, Tokyo 140-0001 Japan Phone: +81.3.5488.3033 Fax: +81.3.5488.3004



MGC 07-15 1033510-w