Tanner Calibre One



Tanner Calibre© One makes it quick and easy to run DRC, LVS, and extraction with Calibre physical verification tools.

The Tanner Calibre One Flow

When performing physical verification of your analog/mixed-signal (AMS) IC designs, speed is the name of the game. Designers need tools that accelerate time to market. These tools must also deliver a level of accuracy that ensures correct-by-design and error-free layouts that must be compatible with the foundry, eliminating the need for time-consuming conversion or modification of command files.

Calibre's physical verification capabilities are the industry standard for accuracy, reliability, and performance. Calibre nmDRC and Calibre nmLVS are the market share leaders in physical verification. Calibre also leads the market with innovative features such as incremental DRC, which ensures designers can complete design rule checking quickly and efficiently. The tools support equation-based design rules, which let designers define continuous, three-dimensional functions that accurately and precisely reflect the complex physical interactions of today's nanometer designs.

Calibre nmDRC Right From the Start

Calibre nmDRC provides the sophisticated and proven technology that enables the fastest and most accurate physical verification of the most challenging designs at any node.

Calibre nmDRC delivers the fastest runtimes in the industry, whether using one CPU or dozens, providing designers with the flexibility needed to optimize resource allocation and usage to meet the desired turnaround time.

DATASHEET

FEATURES AND BENEFITS:

- Tanner Calibre One is a key part of Tanner's complete, full-flow analog/mixed-signal (AMS) IC design suite
- Tanner physical layout editor L-Edit is tightly integrated with Calibre nmDRC, Calibre nmLVS and Calibre xRC
- Intuitive and easy to use quick learning curve
- Calibre xRC model-based engine calculates intrinsic and coupling capacitances for all nets using the same high degree of accuracy
- Cross-probe between schematic, layout, and LVS report to highlight nets or devices
- Direct access to OpenAccess, LEF/ DEF, OASIS, and GDSII design databases
- Calibre nmLVS provides an intuitive and easy to use integrated design verification debugging environment to help find and fix design issues
- Calibre xRC scales across multiple cores or CPUs using the Calibre multithreaded architecture
- Availability of foundry-certified signoff rule decks in SVRF format ensures Calibre xRC parasitic extraction can meet design needs regardless of process or foundry choice



Calibre nmLVS the Next Generation in Circuit Verification

Calibre nmLVS provides the best in class device recognition and parameter extraction for source netlist comparison, and its robust and easy to use integration lets designers insert Calibre nmLVS into the design flow, allowing them to use Calibre as single platform for cell/block and full-chip verification.

Calibre nmLVS is tightly integrated with both Calibre nmDRC and Calibre xRC. Calibre nmLVS enables accurate circuit

Verification because it is able to measure actual device geometries of the full chip for complete accounting of physical parameters.

Calibre xRC Fast, Accurate, Rule-Based Parasitic Extraction

Calibre xRC is fully integrated into the Calibre verification suite for seamless creation of netlists and parasitic debugging in the design environment using Calibre RVE. Calibre xRC performance is derived from the core Calibre hierarchical engine, and is therefore not tied to one particular design style. Calibre xRC delivers

🛛 - O X 📑 Start2011-Regit()			5462 2014 - RegitCouhemate TB RegitCout
Fire Edit Verw Date Cell Senge Tools Window Help			File fift Vew Daw Cell Selas Tash Workey Hele
DRAATE	81/8	NAME AND A DEPT MANY ODD'T Device better better 14 1 15 1 1 10 10 10 10 10 10 10 10 10 10 10 10	
	8		
0 00011	- 0	*** • 0 4 0 8 8 8 8 1 ····· ··· ··· ··· ··· ··· ···	Lithest build. V205 1, branch. Executable is 10 days, 11 hours, 58 mins old. 👷 🖉 🏉 👘 🖓 🕐 👘 🖓 🕐 👘
BEEA480	a % a		Libraries # X TB RegVCOschematic TB RegVCOschematic TB RegVCX Properties # >
STERAL YYYON XXS			Sciencia of RingiCO
(hoster)	2 X		DX13510007
(A. 144)		2	Regico el System
/heg/CD	•		Author Tenne IDA Library Devis
Regi/C0			A Cell Response
Genetic_250xm_TechSetup			Date 9529/33930.17
			Design Ring9CO
			972 Converds
			Deterface Main
			is Name Main
			Cigaritation Tanner (DA - Menter Giu
			Reservent 41
			Type schematic
Fiter •			with the second s
ALA Stock	_		
12 7 1000	Mark		
Catlbarr	- 51		
DOX Cut	2		
A POK CS	2		
 POK Vieta 	0		Add Renove
Canacitor MM Code			
CellO			2 mm · · ·
🕱 cell	ley:		Cells Colls
🔹 cmim	lays		Control [Linutanos]
Cot, Active	44		D/Cel () instances
💩 Cet, Active, Autol	100		Diverse Finaled
💩 Cet, Active, Auto2	2.0		
💩 Cet, Active, Auto3	10		
Cot, Active, Auto4		Statistics and some light to be a second statistic statistic statistics and statistic	
Catholic Land			Report Annual Contraction of Contrac
Cut NTAR Autor	- CI	B (accellun)	
Cot NEAP Auto2			
Cott Poly			C CAR COMO VILCAN
Crit, Poly, Autol	10.0	🚰 🛶 Applications Places System 😻 💮 🗾	
Crit, Poly_Auto1	22	Browse and run installed applications	· · · · · · · · · · · · · · · · · · ·
Cot PTAP	10.	filler interaction, and if while a	Tenner III bel avaira de la company
💩 Cet, PTAP, Autol	4.0	Calibre interactive - hintu's v2013.2	ngVC0_Placed.lvs.report _ 0 x
CHLPTAP_Autol		Ele Junscript Setup	And a start start and a start
CHIPTAP Auto2	21		a Martin Francisco Contractor Contractor
Control Autors	0		
Current Menor NAADQS		Prods QUEXT DATABASE + weds TOP CELL + Rangett, Place	
CurrentMinor PM0525		Quiput (million - BVE v2015.2)	·····
Officel	ley:	Ba Cadel Caller Very Volsa H	
Store NM0525	leys	Des Dave Håunder I top Window Serbb 10 F A 2 F 2	
2 DiffPaix_PM0525	lays	Tigescript 2 2 8 0 16 1 2 0 1 Search	
HD_NMOS25	lays		
X H0_PM0525	layc	Puo LVS / - Nevigator *	
X H0,00	leys:	Benefits CE Error Type / Layout Cell LATION SAME / Action / Salida Layout	ouments/generic250/wwB/RingWO Placed.sp ('BingWO)
C HD_HP	layx.	Start RVE Building Rev B X Incernet Nets STORICE State: Annual Addings/ Too	comments/specific260/veb/%ing900 sec.ext (%ing900)
All March and All All Con	2	O X RegVCO_Flaced CHEATING THE THE WAY IS 13 15	22 2016
MOGAmar BACCS	2	Command Line -X Discreptory +1 USETINT //Acad-dial.digu/Do	ouwers/jeeerscool/vom
amos 3	inc.	Example of these solutions and the solution of the soluti	Ved Jul 1 10.06:07 992 2015
NMOS 1	lays	Maning Bit There is not be single	
NM05,2	lays	Varieg B14 There is no number angle	NATION BEELTS
ANTAP Guarding	leyc	Uctor lyoet fee dacts	Annual of the second seco
💈 pmos25	lays	- X Discrepancy #7	Popetes X Ind
PM05,1	leyc	Dennary Karr Consisted - Denois, 4 warring and Constant - X Discrepancy +8	
8 MP	lays =	A Discreption of the Discreption	0877 Perceding of 8 may take
Contract of the local division of the local	•	Character X Discrete View	
Find L. Aerial Libraries	Layer -	St. Navigator Command Line States - Contracting Vice - Contracting Vic	
Selection: Instance 'XXa2' of cell	DiffCell	Contract - X Discrepancy #13 Error: Different makers of sets.	Select CAP NUM OVE
	_		

unparalleled performance on ASIC, memory, analog, and SoC designs with no trade-off in accuracy.

Calibre RVE Graphical Results Viewing Environment

Calibre RVE[™] brings the solution together, providing a graphical results viewing environment that reduces debug time by visually identifying design issues instantly and cross-selecting the associated issue in L-Edit and S-Edit.

The Tanner Calibre One IC verification suite is an intregated solution within the complete analog/mixed-signal design environment offered by Tanner EDA. Confidently tape out your designs with this verification suite.

For the latest product information, call us or visit: www.mentor.com/tannereda

©2017 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville, OR 97070-7777 Phone: 503.685.7000 Fax: 503.685.1204

Sales and Product Information Phone: 800.547.3000 sales_info@mentor.com Silicon Valley Mentor Graphics Corporation 46871 Bayside Parkway Fremont, CA 94538 USA Phone: 510.354.7400 Fax: 510.354.7467 North American Support Center Phone: 800 547 4303

on Mentor Graphics Deutschland GmbH Arnulfstrasse 201 80634 Munich Germany Phone: +49.89.57096.0 Fax: +49.89.57096.400

Europe

Pacific Rim Mentor Graphics (Taiwan) 11F, No. 120, Section 2, Gongdao 5th Road HsinChu City 300, Taiwan, ROC Phone: 886.3.513.1000 Fax: 886.3.573.4734 Japan Mentor Graphics Japan Co., Ltd. Gotenyama Trust Tower 7-35, Kita-Shinagawa 4-chome Shinagawa-Ku, Tokyo 140-0001 Japan Phone: +81.3.5488.3033 Fax: +81.3.5488.3004



TFD 7-17 1034720-w